(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 18 January 2001 (18.01.2001)

PCT

(10) International Publication Number WO 01/04825 A1

(51) International Patent Classification7: G06K 7/00, 19/07

(21) International Application Number: PCT/US00/18417

(22) International Filing Date: 5 July 2000 (05.07.2000)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 09/349,683

8 July 1999 (08.07.1999) US

(71) Applicant: INTERMEC IP CORP. [US/US]; 21900 Burbank Boulevard, Woodland Hills, CA 91367-7418 (US).

(72) Inventors: EROGLU, Kursat; 11108 Chennault Beach Road, #1821, Mukilteo, WA 98275 (US). HELTON, Patrick, L.; 6723 71st Street Northeast, Marysville, WA 98270 (US). WIKLOF, Christopher, A.; 3531 99th Street Southeast, Everett, WA 98208 (US).

(74) Agents: ABRAMONTE, Frank et al.; Perkins Coie LLP, P.O. Box 1247, Seattle, WA 98111-1247 (US).

(81) Designated State (national): JP.


(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published:

With international search report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD AND APPARATUS FOR VERIFYING RFID TAGS



(57) Abstract: An RFID tag verifier includes an RF interrogator that transmits a first and second interrogation signal each having a first operational characteristic that differs from the other by a known amount. The RF interrogator receives a first and second return signal corresponding to the respective interrogation signals. A processor determines a response of the RFID tag as defined by a second operational characteristic of the first and second return signals. The verifier can determine the signal strength of the return signal for varying strengths of the interrogation signal. Typically, a flat response is desired. Additionally, or alternatively, the verifier can determine the response in terms of signal strength of the response signals for interrogation signals having different frequencies. In some applications frequency selectivity may be desirable. Additionally, or alternatively, the verifier can determine the response in terms of frequency for interrogation signals having varying strengths. A machinereadable symbol verifier can be coupled to, or formed as part of, the RFID verifier. A printer can be coupled to, or formed as part of, the RFID tag verifier.

WO 01/04825 A1

WO 01/04825 PCT/US00/18417

METHOD AND APPARATUS FOR VERIFYING RFID TAGS

TECHNICAL FIELD

20

This invention relates to wireless memory devices, commonly known as radio frequency identification ("RFID") tags.

BACKGROUND OF THE INVENTION

RFID tags are wireless communication memory devices that store information, typically concerning an item to which the RFID tag is attached. For example, inventory items can carry RFID tags providing information such as serial numbers, price, weight, and size. The RFID tags permit efficient retrieval of information regarding an item at various points in the manufacturing and distribution chain, and can permit tracking of the item. RFID tags permit relatively large amounts of data to be associated with the item. An RFID tag typically includes a memory, an RF transmitter, an RF receiver, an antenna, and logic for controlling the various components of the memory device. The antenna is generally formed on a flexible substrate, while analog RF circuits and digital logic and memory circuits take the form of an integrated circuit ("IC") carried by the substrate and coupled to the antenna. RFID tags may also include a number of discrete components, such as capacitors, transistors, and diodes.

RFID tags can be either passive or active devices. Active devices are self powered, by a battery, for example. Passive devices do not contain a discrete power source, but derive their energy from the RF signal used to interrogate the RFID tag. Passive RFID tags usually include an analog circuit, which detects and decodes the interrogating RF signal and which provides power from the RF field to a digital circuit in the tag. The digital circuit generally executes all of the functions performed by the RFID tag, such as retrieving stored data from memory and modulating the RF signal to transmit the retrieved data. In addition to retrieving and transmitting data previously stored in the memory, the RFID tag can permit new or additional information to be

15

20

stored into the RFID tags memory, or can be permit the RF tag to manipulate data or perform some additional functions.

A number of factors may affect the performance of an RFID tag. For example, two RFID tags may each produce different response signals in response to the same interrogation signal due to manufacturing inconsistencies. Additionally, a single RFID tag may produce different response signals in response to two different interrogation signals. For example, an RFID tag may produce a weaker response signal in response to a relatively weaker interrogation signal. This is particularly a problem with passive RFID tags, where the RFID tag derives its operating power from the interrogation signal. The strength of the interrogation signal normally varies with the inverse of the distance. Thus, an RFID tag read at two different distances will receive interrogation signals having two different power levels with which to respond.

Manufacturers and/or users typically desire a uniform response from RFID tags. For example, users will typically desire that all RFID tags in a set have a consistent output signal. Yet a user typically wants a uniform response from any RFID tag in an RFID tag reader's range (e.g., RFID tag response signal's strength and frequency does not vary with direction, frequency, or strength of the interrogation signal). The manufacturer and/or end user may also wish to identify poorly performing tags for removal, or to identify an appropriate frequency range for a particular set of RFID tags. Additionally, the manufacturer and/or end user may wish to label RFID tags with their respective operating characteristic values.

SUMMARY OF THE INVENTION

Under one aspect of the invention, an RFID tag verifier includes an RF interrogator that transmits first and second interrogation signals, each having a first operational characteristic that differs from the other by a known amount. The RF interrogator receives first and second return signals in response to the first and second interrogation signals, respectively. A processor is configured to determine a response of the RFID tag as defined by a second operational characteristic of each of the first and second return signals.

In one aspect, the RFID tag verifier determines the signal strength of the return signal for varying strengths of the RF interrogation signal. Typically, a flat response is desired, (i.e., relatively little change in return signal strength even where the interrogation signal strength varies significantly.

In another aspect, the RFID tag verifier determines the response in terms of signal strength of the response signals for interrogation signals having different frequencies. In some applications, a flat response will be desirable, while in other applications frequency selectivity may be desirable.

In another embodiment, the verifier determines the response in terms of frequency for interrogation signals having varying strengths.

In another aspect a machine-readable symbol verifier that verifies machine-readable symbols such as barcodes, area and stacked codes, can be coupled to, or formed as an integral part of the RFID tag verifier. Such a system allows automatic verification of RFID tags that carry machine-readable symbols. The RFID tag verifier can produce a letter grade corresponding to the response of the RFID tag and/or the quality of a machine-readable symbol.

In a further aspect, a printer can be coupled to, or formed as an integral part of, the RFID tag verifier. The printer can print information corresponding to the response of the RFID tag. The printer can, for example, print a letter grade, and/or a rejected or accepted indicia. Additionally, or alternatively, the printer can print values corresponding to an RFID tag's response characteristics. The printer can print a report on print media, or can print directly onto the RFID tag. Printing directly on the RFID tag allows a tag's operational characteristics to be easily ascertained. The information can be printed as human readable text, or as machine-readable symbols. Thus, the quality of RFID tags can be ensured, and RFID tags may be classed for appropriate use.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is an isometric view of a RFID tag verifier.

Figure 2 is a functional block diagram of the RFID tag verifier of Figure 1.

30

Figure 3 is an isometric view of the RFID tag verifier of Figure 1 coupled to a stand-alone printer.

Figure 4 is a functional block diagram of an RFID tag verifier including a printing mechanism.

Figure 5 is an isometric view of an RFID tag verifier coupled to a standalone machine-readable symbology verifier.

Figure 6 is a functional block diagram of an RFID tag verifier including two antennas and a machine-readable symbology verifier.

Figure 7 is a functional block diagram of an RFID tag verifier having two transmitting antennas and including a machine-readable symbology verifier and a printing mechanism.

Figure 8 is a flowchart of a general method of determining an RFID tag's response.

Figure 9 is a flowchart of a method of determining an RFID tag's response to interrogation signals having varying signal-to-noise ratios.

Figure 10 is a flowchart of a method of determining an RFID tag's response to an interrogation signal of varying frequency.

Figure 11 is a flowchart of a method of determining the directionality of an RFID tag's response to an interrogation signal.

Figure 12 is a flowchart of a method of determining a directionality of an RFID tags reception.

Figure 13 is a graph showing the strength of a response signal for varying interrogation signal strengths.

Figure 14 is a graph showing the frequency of a response signal for varying interrogation signal strengths.

Figure 15 is a graph showing the response signal strength for interrogation signals of varying frequency.

Figure 16 is a graph showing response signal strength for varying locations of interrogation signal origin.

Figure 17 is a graph showing directionality of a response signal.

DETAILED DESCRIPTION OF THE INVENTION

20

30

In the following description, certain specific details are set forth in order to provide a thorough understanding of various embodiments of the invention. However, one skilled in the art will understand that the invention may be practiced without these details. In other instances, well-known structures associated with RFID tags, processors, memories, printers and machine-readable symbology verifiers have not been shown or described in detail to avoid unnecessarily obscuring descriptions of the embodiments of the invention. This description initially addresses the hardware aspects of the invention, including a number of alternative structures. A discussion of the operation of the various structures follows the hardware discussion.

Figure 1 shows an RFID tag verifier 10 including a housing 12 and a display 14 mounted in a top 16 of the housing 12. The housing 12 includes an opening 18 for receiving a supply roll 20 of RFID tags 22 that may be carried on a continuous web or liner 24. A supply roll axle 26 supportedly received by a notch 28 can rotatably mount the supply roll 20 to the housing 12. An opening 30 in an end 32 of the housing 12 receives a take-up roll 34. While the RFID tags 22 are shown carried by the web 24, the RFID tag verifier 10 can also verify individual RFID tags 22. The RFID tags 22 can carry printed indicia, including human readable text and/or machine-readable symbols 36 such as bar codes, area and stacked codes.

With reference to Figure 2, the RFID tag verifier 10 includes a processor 38 and memories such as random access memory ("RAM") 40 and read-only memory ("ROM") 42. The RAM 40 provides temporary storage for the processor 38 while the ROM 42 can store program instructions for the processor 38 to control the various elements of the RFID tag verifier 10 in performing the verification process. A bus 43 provides the processor 38 access to the RAM 40 and ROM 42. The RFID tag verifier 10 further includes a transceiver 44 and an antenna 46. The processor 38 controls the transceiver 44 and antenna 46 to selectively produce an interrogation signal 48 to interrogate the RFID tag 22. The processor 38 further controls the transceiver 44 and antenna 46 to receive a response signal 50 from the RFID tag 22 in response to the interrogation signal 48. The RFID tag verifier 10 further includes a motor controller 52

20

that controls a motor 54 in response to signals from the processor 38. The motor 54 can drive the take-up roll 34 to advance the web 24 through the verifier 10. The processor further includes an output port 56 to provide communications with a device external to the verifier 10.

In Figure 3, the output port 56 of the RFID verifier 10 couples to a stand-alone printer 58. The printer 58 can use the results of the verification process to print a report 60 detailing the operational characteristics and/or a verification grade or status for the RFID tag 22. The operational characteristics and/or verification grade can be used to sort the RFID tags 22. Additionally, or alternatively, the printer 58 can print similar information directly onto the RFID tag 22. The stand-alone printer 58 can be particularly convenient where individual RFID tags 22 are verified. While Figure 3 shows a hardwired connection between the verifier 10 and printer 58, the verifier 10 can employ other communications links, such as an RF communications link.

As shown in Figure 4, an alternative embodiment of the present invention employs an integrally formed print mechanism. This alternative embodiment, and those alternative embodiments and other alternatives described herein, are substantially similar to previously described embodiments, and common acts and structures are identified by the same reference numbers. Only significant differences in operation and structure are described in detail below.

Figure 4 shows a print head 62 and a print buffer 64 in the housing 12 of the RFID tag verifier 10. The print head 62 can take the form of any of a variety of conventional print heads, such as ink jet, laser, or thermal print heads. In an alternative embodiment, a portion of the RAM 40 can form the print buffer 64. The microprocessor 38 accesses the print buffer 64 over the bus 43. The microprocessor 38 supplies a strobe signal across a strobe line 66 to the print head 62 to cause the print head 62 to print the data stored in the print buffer 64.

In Figure 5, the output port 56 of the RFID tag verifier 10 couples to a stand-alone machine-readable symbology verifier 68. The symbology verifier 68 acquires or images a machine-readable symbol, such as a barcode, area or stacked code, and verifies the image to assure that the symbol is within published specifications for

the particular symbology. Symbology verifiers are well known in the art and will therefore not be described in detail. Thus, the symbol 36 carried by the RFID tag 22 can be verified at substantially the same time that the operation of the RFID tag 22 is verified.

In Figure 6, the RFID tag verifier 10 includes an image head 70 and an image buffer 72 to acquire and store an image of the machine-readable symbol 36 (Figure 5) for verification. The image head 70 can take any of a variety of conventional forms, such as a laser scanner, or a one- or two-dimensional charge coupled device ("CCD"). The image head 70 is positioned within the housing 12 such that the symbol 36 scans by the image head 70 as the web 24 passes from supply roll 20 to take-up roll 34. The microprocessor 38 accesses the data in the image buffer 72 over the bus 43. The ROM 42 can store instructions for causing the processor 38 to verify the data in the image buffer 72, as is conventionally known in the art.

The embodiment of Figure 6, also includes a separate transmitter 74 and a receiver 76. The transmitter 74 couples to the antenna 46 to transmit interrogation signals 48. The receiver 76 couples to spaced apart antennas 78, 80 to receive the return signal 50 from the RFID tag 22. The spaced apart antennas 78, 80 permit the processor 38 to determine the directionality of the response signal 50 generated by the RFID tag 22. While only two antennas 78, 80 are shown, additional antennas can increase the refinement of the directionality measurement.

Figure 7 shows an embodiment having two spaced apart transmitting 'antennas to measure the directionality of the RFID tag's 22 reception. The receiver 76 is coupled to the antenna 46 to receive the response signal 50 from the RFID tag 22. The transmitter 74 is coupled to the spaced first and second antennas 78, 80 to transmit the interrogation signals 48. The processor 38 can determine the directionality of the RFID tag's reception from the response signal 50 corresponding to the interrogation signal 48 from each of the antennas 78, 80. Again, the RFID tag verifier 10 can employ additional antennas to further refine the directionality response measurement. The RFID tag verifier 10 of Figure 7 also includes the image head 70 and print head 62 of Figures 6 and 4, respectively.

A method of verifying an RFID tag will now be discussed with general reference to Figures 1-7, and with specific reference to Figure 8. In step 100, the processor 38 activates the transceiver 44 at a first time to produce a first interrogation signal 48 having a first power level. In step 102, the transceiver 44 receives a first response signal 50 from the RFID tag 22 in response to the first interrogation signal 48. At a second time, the processor 38 activates the transceiver 44 to produce a second interrogation signal 48, identical to the first interrogation signal but having a second power level. In step 106, the transceiver 44 receives a second response signal 50, in response to the second interrogation signal 48. In step 108, the processor 38 determines the RFID tags response based on the difference between the first and second response signals 50.

In some applications, the user desires a flat response, that is a response signal having one or more relatively constant parameters even though the interrogation signal's parameters may vary greatly. For example, the strength of the interrogation signal 48 is inversely proportional to the distance between the interrogator 68 (Figure 5) and the RFID tag 22. In many real world applications, the distance between the interrogator 68 and RFID tag 22 cannot be reliably controlled. In such cases, the user still desires a consistent, flat response from the RFID tag 22 any time the RFID tag 22 is within range of the interrogator 68. The method of Figure 8 can verify that an RFID tag 22 will provide such a consistent response.

Figure 13 shows an example of determining the RFID tag's response.

The strength of response signals at a given frequency f₁ is plotted for three interrogation signals 48 having different power levels or strengths identified by data points 81-83. A line 84 through the data points 81-83 defines the response and the slope of the response.

The processor 38 can compare the slope of the response 84 to the slope of a predefined acceptable response 85, and determine whether the tag is acceptable or should be rejected. Alternatively, the processor 38 can use the comparison to produce a numerical value representing the difference between the response 84 and an acceptable response 85. A broken line 79, identifies an unacceptable response. With reference to Figure 14, a similar comparison can be made with respect to frequency for the response

20

signal, having a response as shown by line 86 for two different power levels of the interrogation signal 48 defined by data points 87, 88.

Returning to Figure 8, in step 110 the processor 38 can output the RFID tag's response. The processor 38 can output the response in any or all of a number of forms. For example, the output can take in the form of a binary accept or reject decision, or can comprise values corresponding to the measured response, or the difference or percentage difference between the measured response and some predetermined acceptable response 85. The processor 38 can display the output to the display 14 of the verifier 10 (Figure 1). Additionally, or alternatively, the processor 38 can output the response in a report or label 60 using the printer 58 (Figure 3). Additionally, or alternatively, the processor 38 can cause the print head 62 to print the response directly on the RFID tag 22 (Figure 4). Printing directly on the RFID tag 22 provides a visible indication whether an RFID tag is acceptable, and can provide precise measurements of the operating characteristics of the RFID tag 22. In an optional step 111, the RFID tags 22 can be graded and/or sorted based on the operating characteristics. For example, the RFID tags 22 can be manually sorted based on human readable grades printed directly on the RFID tags. Alternatively, the RFID tags can be automatically sorted based on grades printed directly on the RFID tags 22 in the form of machine-readable symbols such as bar codes, and area or stacked codes.

Figure 9 shows a method similar to the method of Figure 8 but where the transmitter produces first and second interrogation signals 48 having first and second signal-to-noise ratios under steps 112, 114 respectively (Figure 14). Similarly, in the method of Figure 10, the transceiver 44 produces first and second interrogation signals 48 having respective first and second frequencies in steps 116, 118. In Figure 15, the transceiver 44 produces an interrogation signal 48 at three different frequencies, corresponding to the data points 89-91, as per the method of Figure 10. The data points 89-91 define a line 92 that provides a slope that the processor 38 can compare to a minimum acceptable response, shown as a broken line 93.

A method of determining the directionality of the RFID tag's 22 response signal 50 is set out in Figure 11 and employs the verifier 10 of Figure 6.

There is an interesting discussion of directionality in commonly assigned U.S. Patent Application Serial No. 09/193,281, filed November 17, 1998, and entitled "OPTICAL AND PASSIVE ELECTROMAGNETIC READER FOR READING MACHINE-READABLE SYMBOLS, SUCH AS BAR CODES, AND READING WIRELESS TAGS, SUCH AS RADIO FREQUENCY TAGS, AND CORRESPONDING METHOD," (Atty. Docket No. 480062.631). In step 120, the processor 38 activates the transmitter 74 to produce a first interrogation signal 48. In step 122, the first antenna 78 receives a first response signal from the RFID tag 22. In step 124, the second antenna 80 receives the first response signal 50 from the RFID tag 22. The first and second antennas 78, 80 are spaced with respect to one another about the RFID tag 22 so as to be sensitive to the directionality of the RFID tags transmissions. The RFID tag verifier 10 can employ more than two antennas 78, 80 to further refine the directionality measurement. An example of the RFID tag's response is shown in Figure 16, where data points 94, 95 corresponding to the response signal received at the first and second antennas 78, 80, respectively, define the response 96 of the RFID tag 22.

Figure 12 shows a method of determining the directionality of the RFID tag's 22 reception and will be discussed with reference to the RFID tag verifier 10 of Figure 7. In step 126, the processor 38 causes the transmitter 74 to produce a first interrogation signal from the first antenna 78. In step 102, the receiver 76 receives a first response signal 50 from the RFID tag 22. In step 128, the processor 38 causes the transmitter 74 to produce a second interrogation signal 48 having identical operating characteristics from the second antenna 80, spaced from the first antenna 78. In step 106, the receiver 76 receives a second response signal 50 from the RFID tag 22. The process can continue for four other antennas (not shown). With reference to Figure 17, the processor 38 can determine a response 94 from data points 95-99, 101 corresponding to six transmitting antennas (only 78 and 80 are shown) spaced about the RFID tag 22.

Although specific embodiments of, and examples for, the invention are described herein for illustrative purposes, various equivalent modifications can be made

without departing from the spirit and scope of the invention, as will be recognized by those skilled in the relevant art. The teachings provided herein of the invention can be applied to other memory devices, not necessarily the exemplary RFID tag generally described above. RFID tags may employ other communications frequencies in the The RFID tag verifier can use more than the two electromagnetic spectrum. interrogation signal typically shown in the examples. The response can be represented by data points, as a slope, or as a mathematical function, such as a b-spline representing a curve. A software controlled attenuator can achieve the power level modification, while a software controlled oscillator such as a voltage controlled oscillator ("VCO") can achieve frequency modification. One skilled in the art will recognize that the response is dependent on a number of parameters, and that these parameters must be maintained within certain tolerances to accurately measure the response. parameters include, antenna-to-tag distances, ambient noise level, reflective objects, and ambient temperatures. The teachings of the U.S. patents and patent applications mentioned above are incorporated herein by reference.

These and other changes can be made to the invention in light of the above detailed description. In general, in the following claims, the terms used should not be construed to limit the invention to the specific embodiments disclosed in the specification and the claims, but should be construed to include all verifiers that operate in accordance with the claims. Accordingly, the invention is not limited by the disclosure, but instead its scope is to be determined entirely by the following claims.

CLAIMS

We claim:

1	1. An apparatus to verify RFID tags, comprising:				
2	an RF transmitter configured to transmit at least a first RF interrogation				
3	signal of a first power level at a first time and a second RF interrogation signal of a				
4	second power level, different from the first power level, at a second time;				
5	an RF receiver configured to receive a first RF return signal returned				
6	from an RFID tag in response to the first RF interrogation signal and a second RF				
7	return signal returned from the RFID tag in response to the second RF interrogation				
8	signal; and				
9	a processor coupled to the RF receiver and configured to determine a				
10	response of the RFID tag as defined by at least the first RF return signal and the second				
11	RF return signal.				
1	2. The apparatus of claim I wherein the processor includes a				
2	comparator to compare an operational characteristic of the first and the second return				
3	signals.				
· 1	3. The apparatus of claim 1 wherein the processor is further				
2	configured to compare the determined response of the RFID tag to a predefined				
3	response.				
1	4. The apparatus of claim 1 wherein the processor is further				
2	configured to compare the determined response of the RFID tag to a predefined				
3	response and to produce an output signal corresponding to a status of the RFID tag				
4	based on the comparison.				

1	5. The apparatus of claim 1 wherein the processor compares a
2	power level of the first RF return signal to a power level of the second RF return signal
3	to determine the response of the RFID tag.
1	6. The apparatus of claim 1 wherein the processor compares a
2	signal-to-noise ratio of the first RF return signal to a signal-to-noise ratio of the second
3	RF return signal to determine the response of the RFID tag.
1	7. An apparatus to verify RFID tags, comprising:
2	an RF transmitter configured to transmit at least a first RF interrogation
3	signal of a first frequency at a first time and a second RF interrogation signal of a
4	frequency, different from the first frequency, at a second time;
5	an RF receiver configured to receive a first RF return signal returned
6	from an RFID tag in response to the first RF interrogation signal and a second RF
7	return signal returned from the RFID tag in response to the second RF interrogation
8	signal; and
9	a processor coupled to the RF receiver and configured to determine a
10	response of the RFID tag as defined by at least the first RF return signal and the second
11	RF return signal.
1	8. The apparatus of claim 7 wherein the processor includes a
2	comparator to compare an operational characteristic of the first and the second return
3	signals.
1	9. The apparatus of claim 7 wherein the processor is further
2	configured to compare the determined response of the RFID tag to a predefined
3	response.

1	10. An apparatus to verify RFID tags, comprising:
2	a first antenna configured to transmit a first RF interrogation signal at a
3	first time;
4	a second antenna spaced from the first antenna and configured to
5	transmit a second RF interrogation signal at a second time;
6	an RF receiver configured to receive a first RF return signal returned
7	from an RFID tag in response to the first RF interrogation signal and a second RF
8	return signal returned from the RFID tag in response to the second RF interrogation
9	signal; and
10	a processor coupled to the RF receiver and configured to determine a
11	response of the RFID tag as defined by the first RF return signal and the second RF
12	return signal.
1	11. The apparatus of claim 10 wherein the processor includes a
2	comparator to compare an operational characteristic of the first and the second return
3	signals.
1	12. The apparatus of claim 10 wherein the processor is further
2	configured to compare the determined response of the RFID tag to a predefined
3	response.

1	13. An apparatus to verify RFID tags, comprising:
2	an RF transmitter configured to transmit at least a first RF interrogation
3	signal of a first power level at a first time;
4	a first antenna configured to receive a first RF response signal returned
5	from an RFID tag in response to the first interrogation signal;
6	a second antenna spaced from the first antenna and configured to receive
7	the first RF response signal returned from the RFID tag in response to the first
8	interrogation signal; and
9	a processor coupled to the first and the second antennas and configured
10	to determine a response of the RFID tag as defined by the first RF return signal as
11	received at the first antenna and the first RF return signal as received at the second
12	antenna.
1	14. The apparatus of claim 13 wherein the processor includes a
2	comparator to compare an operational characteristic of the first return signal as received
3	at the first and the second antennas.
1	15. The apparatus of claim 13 wherein the processor is further
2	configured to compare the determined response of the RFID tag to a predefined
3	response.
1	16. An apparatus to verify RFID tags, comprising:
2	an RF interrogator configured to selectively transmit a first interrogation
3	signal at a first time and a second interrogation signal at a second time, the first
4	interrogation signal having a first operational characteristic that differs from a
5	corresponding first operational characteristic of the second interrogation signal, and to
6	receive a first return signal returned from an RFID tag in response to the first
7	interrogation signal and a second return signal returned from the RFID tag in response
8	to the second interrogation signal; and

9	a processor coupled to the RF interrogator and configured to determine						
0	an operational response of the RFID tag in the form of at least a second operational						
1	characteristic of the first and the second return signals.						
1	17. The apparatus of claim 16 wherein the processor includes a comparator to compare an operational characteristic of the first and the second return						
2	·						
3	signals.						
1	18. The apparatus of claim 16 wherein the processor is configured to						
2	compare the operational response of the RFID tag to a predetermined response.						
1	19. The apparatus of claim 16 wherein the first operational						
2	characteristic is signal strength and the second operational characteristic is signal						
3	strength.						
1	20. The apparatus of claim 16 wherein the first operational						
2	characteristic is signal strength and the second operational characteristic is frequency.						
1	21. The apparatus of claim 16 wherein the first operational						
2	characteristic is frequency and the second operational characteristic is signal strength.						
1	22. The apparatus of claim 16 wherein the RF interrogator includes						
2	an RF transmitter and an RF receiver.						
1	23. The apparatus of claim 16 wherein the RF interrogator includes						
2	an RF transceiver.						
1	24. The apparatus of claim 16, further comprising:						
2	a machine-readable symbol verifier positioned to verify a machine-						
3	readable symbol on the RFID tag.						

1	25. The apparatus of claim 16, further comprising:
2	a machine-readable symbol imager positioned to image a machine-
3	readable symbol on the RFID tag and coupled to the processor to supply the image data
4	thereto, the processor being configured to verify the image data.
1	26. The apparatus of claim 16, further comprising:
2	a machine-readable symbol imager positioned to image a machine-
3	readable symbol on the RFID tag and coupled to the processor to supply the image data
4	thereto, the processor configured to verify the image data and to provide a grade based
5	on the verification of the image data and the comparison of the response of the RFID
6	tag to the predetermined response.
1	27. The apparatus of claim 16 wherein the processor is further
2	configured to compare the determined operational response of the RFID tag to a
3	predefined response and to produce a binary output signal corresponding to a status of
4	the RFID tag based on the comparison.
1	28. The apparatus of claim 16 wherein the processor is further
2	configured to compare the determined operational response of the RFID tag to a
3	predefined response and to produce an output signal corresponding to a status of the
4	RFID tag based on the comparison.
1	29. The apparatus of claim 16, further comprising:
2	a printer couplable to the processor to print information corresponding to
3	the operational response of the RFID tag.
1	The apparatus of claim 16 further comprising:

2	a printer positionable to write on the RFID tag and couplable to the
3	processor to print information corresponding to the operational response of the RFID
4	tag.
1	31. The apparatus of claim 16, further comprising:
2	a print head coupled to the processor to print information corresponding
3	to the operational response of the RFID tag.
1	32. A method to verify RFID tags, comprising:
2	selectively transmitting a first interrogation signal having a first
3	operational characteristic;
4	selectively transmitting a second interrogation signal having a first
5	operational characteristic that differs from the corresponding first operational
6	characteristic of the first interrogation signal by a defined amount;
7	receiving a first return signal returned from an RFID tag in response to
8	the first interrogation signal, the first return signal having a second operational
9	characteristic;
10	receiving a second return signal returned from the RFID tag in response
11	to the second interrogation signal, the second return signal having a second operational
12	characteristic corresponding to the second operational characteristic of the first return,
13	signal; and
14	determining a response of the RFID tag corresponding to the second
15	operational characteristic of at least the first and the second return signals.
1	33. The method of claim 32 wherein determining a response of the
2	RFID tag includes comparing the second operational characteristics of the first and the
3	second return signals.
1	34. The method of claim 32, further comprising
2	comparing the response of the RFID tag to a predetermined response

1


2

3

- The method of claim 32 wherein selectively transmitting a first 35. 1 interrogation signal having a first operational characteristic includes producing the first 2 interrogation signal of a first signal strength, and wherein selectively transmitting a 3 second interrogation signal having a first operational characteristic includes producing 4 the second interrogation signal of a second signal strength that differs from the first 5 6 signal strength.
- 36. The method of claim 32 wherein selectively transmitting a first 1 2 interrogation signal having a first operational characteristic includes producing the first 3 interrogation signal having a first frequency, and wherein selectively transmitting a second interrogation signal having a first operational characteristic includes producing 4 5 the second interrogation signal having a second frequency that differs from the first 6 frequency.
- 37. The method of claim 32 wherein receiving a first return signal 2 having a second operational characteristic includes detecting the first return signal of a 3 first signal strength, and wherein receiving a second return signal having a second operational characteristic includes detecting the second return signal of a second signal 4 5 strength that differs from the first signal strength.
- 1 38. The method of claim 32 wherein receiving a first return signal 2 having a second operational characteristic includes detecting the first return signal of a 3 first frequency, and wherein receiving a second return signal having a second 4 operational characteristic includes detecting the second return signal of a second 5 frequency that differs from the first frequency.
 - 39. The method of claim 32 wherein determining a response of the RFID tag corresponding to the second operational characteristic of at least the first and the second return signals includes determining a slope of a function including at least a

first point corresponding to the first operational characteristic of first interrogation 4 signal and the second operational characteristic of the first return signal, and a second 5 point corresponding to the first operational characteristic of the second interrogation 6 signal and the second operational characteristic of the second return signal. 7 A computer readable medium whose contents cause a first 40. 1 processor based system to: 2 transmit a first interrogation signal having a first operational 3 characteristic; 4 transmit a second interrogation signal having a first operational 5 characteristic that differs from the corresponding first operational characteristic of the 6 first interrogation signal by a defined amount; 7 receive a first return signal returned from an RFID tag in response to the 8 first interrogation signal, the first return signal having a second operational 9 characteristic; 10 receive a second return signal returned from the RFID tag in response to 11 the second interrogation signal, the second return signal having a second operational 12 characteristic corresponding to the second operational characteristic of the first return 13 14 signal; and determine a response of the RFID tag corresponding to the second 15 operational characteristic of at least the first and the second return signals. 16 The computer readable medium of claim 40 whose contents 41. 1 cause the first processor system to compare the second operational characteristics of the 2 first and the second return signals when determining the response of the RFID tag. 3 The computer readable medium of claim 40 whose contents 42. 1 further cause the first processor system to: 2 compare the response of the RFID tag to a predetermined response. 3

I		43. A memod to venty Krib tags, comprising:
2		transmitting at least two interrogation signals;
3		receiving a response from an RFID tag to each of the interrogation
4	signals; and	
5		comparing a change in the responses relative to a change in the
6	interrogation	signals.
1		44. The method of claim 43, further comprising:
2		accepting or rejecting the RFID tag based on the comparison.
1		45. The method of claim 43, further comprising:
2		printing on the RFID tag based on the comparison.
1	•	46. The method of claim 43, further comprising:
2		sorting the RFID tag based on the comparison.






Fig. 2

PCT/US00/18417





Fig. 3



PCT/US00/18417









Fig. 5




















Fig. 15

8/8




Fig. 16




Fig. 17

INTERNATIONAL SEARCH REPORT

Inter: nal Application No PCT/US 00/18417

A. CLASSIF IPC 7	GO6K7/00 GO6K19/07				
According to	International Patent Classification (IPC) or to both national classification	ation and IPC			
B. FIELDS					
IPC 7	currentation searched (classification system followed by classification $606K$				
	on searched other than minimum documentation to the extent that s				
Electronic da	ata base consulted during the international search (name of data ba	se and, where practical, search terms used)		
EPO-In	ternal, WPI Data, PAJ				
C DOCUM	ENTS CONSIDERED TO BE RELEVANT				
	Citation of document, with indication, where appropriate, of the rel	evant passages	Relevant to claim No.		
Category *	CHESCH OF TOTAL WALLES WAS A THE TOTAL OF TH	· · · · · · · · · · · · · · · · · · ·			
A	US 5 448 110 A (LAKE RICKIE C ET 5 September 1995 (1995-09-05) abstract	TAL)			
A	US 4 802 216 A (IRWIN DAVID J ET 31 January 1989 (1989-01-31) column 2, line 19 -column 2, line	AL) e 39			
		++ -+ 			
		4			
Furt	ner documents are listed in the continuation of box C.	X Patent family members are listed	in annex.		
Special ca	tegories of cited documents:	"T" later document published after the inte	mational filing date		
'A' document defining the general state of the art which is not cited to understand the principle or theory underlying the					
considered to be of particular refevance invention "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention					
"L" docume	filing date cannot be considered novel or cannot be considered to cannot which may throw doubts on priority claim(s) or involve an inventive step when the document is taken alone				
citation	n or other special reason (as specified)	"Y" document of particular relevance; the cannot be considered to involve an inv	ventive step when the		
	ent referring to an oral disclosure, use, exhibition or neans	document is combined with one or mo ments, such combination being obvious	re other such docu- is to a person skilled		
P docume later th	ent published prior to the international filing date but nan the priority date claimed	in the art. "&" document member of the same patent	amily		
Date of the	actual completion of the international search	Date of mailing of the international sea	rch report		
8	September 2000	20/09/2000			
Name and	nailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer			
· .	European Fatern Circle, P.D. 5016 Faterness 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 851 epo nt,	Gronau von. H-C			

INTERNATIONAL SEARCH REPORT

information on patent family members

Inter_{tia} ,nai Application No PCT/US 00/18417

Patent document cited in search report	:	Publication date	I	Patent family member(s)	Publication date
US 5448110	Α	05-09-1995	US	6078791 A	20-06-2000
			US	5779839 A	14-07-1998
			DE	4319878 A	23-12-1993
		•	DE JP	2857029 B	10-02-1999
			JP	6123773 A	06-05-1994
			ÜS	6045652 A	04-04-2000
			US	5787174 A	28-07-1998
			บร	5776278 A	07-07-1998
US 4802216		31-01-1989	DE	3682484 A	19-12-1991
.05 400EE10	••	V. V. 1000	ÉP	0223961 A	03-06-1987
			ĴΡ	62130370 A	12-06-1987